# Add a digital pin to HighLevelAnalyzer.py?

**URL:** <https://discuss.saleae.com/t/add-a-digital-pin-to-highlevelanalyzer-py/2810>\
**Category:** Uncategorized\
**Created:** [April 9, 2024, 5:29pm UTC](https://discuss.saleae.com/t/add-a-digital-pin-to-highlevelanalyzer-py/2810 "2024-04-09T17:29:22Z")\
**Posts on this page:** 2\
**Page:** 1

<div class="post-metadata">

**Author:** ![wroberts92780](https://avatars.discourse-cdn.com/v4/letter/w/b5a626/32.png) [@wroberts92780](https://discuss.saleae.com/u/wroberts92780)\
**Post date:** [April 9, 2024, 5:29pm UTC](https://discuss.saleae.com/t/add-a-digital-pin-to-highlevelanalyzer-py/2810/1 "2024-04-09T17:29:22Z")

</div>

I can return AnazlyerFrame() start and end times based on the input analyzer frame passed to the decode() function. Such as SPI or UART or I2C is input analyzer. But also useful is to have an extra input pin, i.e. an interrupt pin, to permit drawing the returned AnalyzerFrame() with the end time of interrupt occurring., or perhaps some other pin connected to the logic analyzer. Maybe this is addressed in FrameV2 or something?

Thanks

---

<div class="post-metadata">

**Author:** ![BitBob](https://yyz2.discourse-cdn.com/flex030/user_avatar/discuss.saleae.com/bitbob/32/2292_2.png) [@BitBob](https://discuss.saleae.com/u/BitBob)\
**Post date:** [April 10, 2024, 11:33pm UTC](https://discuss.saleae.com/t/add-a-digital-pin-to-highlevelanalyzer-py/2810/2 "2024-04-10T23:33:40Z")

</div>

HLAs currently only input from one low-level analyzer (LLA). There is an open request to change this:

> **[HLA - Support multiple LLA inputs - Logic 2 - Ideas and Feature Requests -...](https://ideas.saleae.com/b/feature-requests/high-level-analyzer-combine-data-from-multiple-sources/)**
>
> Some (real) example use cases:
> 
> 
> Example 1: I have some SPI traffic that I want the HLA to annotate it with different data depending on the state of some other GPIO pins.
> 
> 
> Example 2: I have some serial traffic that contains a battery voltage...

… otherwise, you would need to fork the LLA you’re interested in and add any extra I/O signal(s) to the FrameV2 output stream so the HLA can bind & process from only one source.

[Edit]  
Possible concept for Saleae to consider: a FrameV2 ‘aggregation switch’ analyzer that can simply merge all the V2 frames from selected multiple other analyzers (existing LLAs and/or HLAs) and output identical frames from the new source. Just need internal access to the frame buffer/stream and then selectively clone frames based on user configuration. Might help to have some built-in filtering, but a downstream HLA could do that if needed. With this approach, possibly no need to refactor existing analyzers or internal frame system.